Abstract: A dc/dc pulse width modulation (PWM) circuit was investigated to realize the functions of reduced primary current loss and balanced voltage and current distribution. In the presented dc/dc converter, two full bridge pulse width modulation circuits were used with the series/parallel connection on the high-voltage/low-voltage side. The flying capacitor was adopted on the input side to achieve voltage balance on input split capacitors. The magnetic coupling element was employed to achieve current sharing between two parallel circuits. A capacitor-diode passive circuit was adopted to lessen the primary current at the commutated interval. The phase-shifted duty cycle control approach was employed to regulate load voltage and implement soft switching characteristics of power metal-oxide-semiconductor field-effect transistors (MOSFETs). Finally, the experimental results using a 1.68 kW prototype converter were obtained to confirm the performance and feasibility of the studied circuit topology.
Introduction
High power density/efficiency dc/dc converters [1, 2] have been proposed to reduce unnecessary power loss in order to reduce environmental pollution and met global energy demands. Clean and renewable energy sources meet these requirements to provide available ac or dc power to ac utilities, dc micro-grids, residential houses and commercial buildings by using power electronic based converters or inverters. High-voltage pulse width modulation (PWM) converters have been presented for industry power units [3, 4] , dc micro-grid systems [5] [6] [7] and dc traction or dc light rail transportation systems [8, 9] . For these applications, the dc bus voltage is regulated between 750 V and 800 V. Full bridge circuits with a high switching frequency high-voltage rating SiC MOSFET or high-voltage rating insulated gate bipolar transistor (IGBT) devices can be adopted for high dc voltage applications. However, 1200 V SiC MOSFET devices are expensive and 1200 V IGBT devices have low switching frequency problems. Cost and performance are always the two main issues in the development of the available and high reliability power converters. Therefore, MOSFET power devices have been widely adopted in high efficiency power electronics. To improve the low-voltage drawback of MOSFETs in high-voltage applications, zero voltage switching, multi-level circuit topologies [10] [11] [12] [13] [14] have been developed and proposed to decrease conduction and switching losses. The phase shift pulse width modulation (PSPWM) and frequency modulation have normally been adopted to regulate duty cycle or switching frequency. However, the main disadvantage of conventional PSPWM is high circulating current losses at low effective duty cycle. In order to reduce circulating current, an active or passive snubber used on the low-voltage side has been proposed in [15] [16] [17] . A modular dc/dc converter [18] using low power rating modular circuits in series or parallel connection has been proposed to increase circuit efficiency and power rating. However, the current between each modular circuit may be unbalanced. To accomplish current balance issue, several current balancing approaches have been presented in [19, 20] .
A series/parallel-connected dc/dc converter is proposed to accomplish reduced primary circulating current, a soft switching operation, and balanced input voltages and output currents. Two full bridge circuits with series/parallel connection on input/output side are used in the studied circuit to achieve voltage and current sharing for the high voltage input and current output. Therefore, power devices on each full bridge circuit have V in /2 voltage stress. To prevent input split voltages imbalance, a voltage balance capacitor was used on the input side to automatically achieve split voltages balance. Passive snubber circuits were employed on output side to create a positive voltage on the secondary rectified terminal under the commutated state so that the primary current at the commutated state can be reduced. To realize current sharing of two full bridge circuits, a current-balance magnetic component was adopted on the high-voltage side. If two currents are unbalanced, then one induced voltage of MC component is decreased to lessen the larger converter current. Therefore, two converter currents can be compensated automatically. PSPWM was adopted to control power devices and accomplish soft switching operation of active switches. The organization of this paper is as follows: The circuit structure and the principle of operation are discussed in Section 2. The steady state operation of the presented converter is shown in Section 3. Test results with a laboratory prototype are presented and investigated in Section 4. The conclusions of the studied converter are discussed in Section 5.
Circuit Structure and Principle of Operation
High-voltage converters were researched and presented for industry power supplies, dc traction vehicle and dc micro-grid systems. Ac/dc power converters with low harmonic currents, high power factor (PFC) and a stable dc voltage shown in Figure 1a are required for industry power converters. Normally, the dc voltage V H is controlled at 760 V. Then, a high-frequency link converter is adopted to provide low-voltage output. Figure 1b illustrates the basic power distributed diagrams on dc light rail vehicle. A high-voltage dc converter can convert a 760 V input to supply a low-voltage output for battery charger, control, and communication demands. Figure 1c demonstrates the blocks of a bipolar dc micro-grid system to integrate ac utility system, clean energy generators and industry load and residential load into a common dc bus voltage. Figure 2 gives the converter configuration of the developed circuit with series/parallel connection of full bridge circuits to achieve low circulating current loss, soft switching for power MOSFETs, and balanced input split voltages and output current sharing. The first full bridge circuit has power MOSFETs S 1 -S 4 with the output capacitors C 1 -C 4 , leakage or external inductor L r1 , transformer T 1 , magnetic core MC, filter inductor L o1 , secondary-side rectifier diodes D 1 and D 2 , and passive circuit including C a1 , D a1 and D b1 . Likewise, the second full bridge circuit includes the components S 5 -S 8 ,
and D b2 . C in,1 and C in,2 are input split capacitors and C b is the balance capacitor. Each circuit can transfer one-half rated power to the secondary side. The magnetic core [20] is used to balance i Lr1 and i Lr2 . Under the balanced primary currents (|i Lr1 | = |i Lr2 |), the induced voltages V L1 and V L2 are zero. If i Lr1 and i Lr2 are unbalanced (such as |i Lr1 | > |i Lr2 |), the induced voltage V L1 of MC cell is decreased in order to decrease i Lr1 and V L2 is increased to increase i Lr2 . Thus, i Lr1 will equal i Lr2 and V L1 = V L2 = 0. PSPWM is used to control S 1~S8 and have zero voltage switching on the MOSFETs. Power switches S 1~S4 and S 5~S8 have identical PWM waveforms. The balance capacitor C b is linked between points a and c. If S 1 and S 5 are on and S 2 and S 6 are off, then V Cb = V Cin,1 . Likewise, V Cb = V Cin,2 if S 2 and S 6 are on and S 1 and S 5 are in the off. Since the duty cycle d S1 = d S2 = 0.5, it is obvious that V Cb = V Cin,1 = V Cin,2 = V in /2. Thus, the drain voltages of S 1~S8 are V in /2. To decrease the primary-side circulating currents, passive snubbers, C a1 , D a1 , D b1 , C a2 , D a2 , D b2 , are used on the presented circuit. At the same time, the filter inductor voltages v Lo1 = v Ca1 − V o and v Lo2 = v Ca2 − V o rather than −V o in the traditional full bridge duty cycle converters.
Normally, the dc voltage VH is controlled at 760 V. Then, a high-frequency link converter is adopted to provide low-voltage output. Figure 1b illustrates the basic power distributed diagrams on dc light rail vehicle. A high-voltage dc converter can convert a 760 V input to supply a low-voltage output for battery charger, control, and communication demands. Figure 1c demonstrates the blocks of a bipolar dc micro-grid system to integrate ac utility system, clean energy generators and industry load and residential load into a common dc bus voltage. Figure 2 gives the converter configuration of the developed circuit with series/parallel connection of full bridge circuits to achieve low circulating current loss, soft switching for power MOSFETs, and balanced input split voltages and output current sharing. The first full bridge circuit has power MOSFETs S1-S4 with the output capacitors C1-C4, leakage or external inductor Lr1, transformer T1, magnetic core MC, filter inductor Lo1, secondary-side rectifier diodes D1 and D2, and passive circuit including Ca1, Da1 and Db1. Likewise, the second full bridge circuit includes the components S5-S8, C5-C8, Lr2, T2, MC, Lo2, D3, D4, Ca2, Da2 and Db2. Cin,1 and Cin,2 are input split capacitors and Cb is the balance capacitor. Each circuit can transfer one-half rated power to the secondary side. The magnetic core [20] is used to balance iLr1 and iLr2. Under the balanced primary currents (|iLr1| = |iLr2|), the induced voltages VL1 and VL2 are zero. If iLr1 and iLr2 are unbalanced (such as |iLr1| > |iLr2|), the induced voltage VL1 of MC cell is decreased in order to decrease iLr1 and VL2 is increased to increase iLr2. Thus, iLr1 will equal iLr2 and VL1 = VL2 = 0. PSPWM is used to control S1~S8 and have zero voltage switching on the MOSFETs. Power switches S1~S4 and S5~S8 have identical PWM waveforms. The balance capacitor Cb is linked between points a and c. If S1 and S5 are on and S2 and S6 are off, then VCb = VCin,1. Likewise, VCb = VCin,2 if S2 and S6 are on and S1 and S5 are in the off. Since the duty cycle dS1 = dS2 = 0.5, it is obvious that VCb = VCin,1 = VCin,2 = Vin/2. Thus, the drain voltages of S1~S8 are Vin/2. To decrease the primary-side circulating currents, passive snubbers, Ca1, Da1, Db1, Ca2, Da2, Db2, are used on the presented circuit. At the same time, the filter inductor voltages vLo1 = vCa1-Vo and vLo2 = vCa2-Vo rather than −Vo in the traditional full bridge duty cycle converters. Figure 2 gives the converter configuration of the developed circuit with series/parallel connection of full bridge circuits to achieve low circulating current loss, soft switching for power MOSFETs, and balanced input split voltages and output current sharing. The first full bridge circuit has power MOSFETs S1-S4 with the output capacitors C1-C4, leakage or external inductor Lr1, transformer T1, magnetic core MC, filter inductor Lo1, secondary-side rectifier diodes D1 and D2, and passive circuit including Ca1, Da1 and Db1. Likewise, the second full bridge circuit includes the components S5-S8, C5-C8, Lr2, T2, MC, Lo2, D3, D4, Ca2, Da2 and Db2. Cin,1 and Cin,2 are input split capacitors and Cb is the balance capacitor. Each circuit can transfer one-half rated power to the secondary side. The magnetic core [20] is used to balance iLr1 and iLr2. Under the balanced primary currents (|iLr1| = |iLr2|), the induced voltages VL1 and VL2 are zero. If iLr1 and iLr2 are unbalanced (such as |iLr1| > |iLr2|), the induced voltage VL1 of MC cell is decreased in order to decrease iLr1 and VL2 is increased to increase iLr2. Thus, iLr1 will equal iLr2 and VL1 = VL2 = 0. PSPWM is used to control S1~S8 and have zero voltage switching on the MOSFETs. Power switches S1~S4 and S5~S8 have identical PWM waveforms. The balance capacitor Cb is linked between points a and c. If S1 and S5 are on and S2 and S6 are off, then VCb = VCin,1. Likewise, VCb = VCin,2 if S2 and S6 are on and S1 and S5 are in the off. Since the duty cycle dS1 = dS2 = 0.5, it is obvious that VCb = VCin,1 = VCin,2 = Vin/2. Thus, the drain voltages of S1~S8 are Vin/2. To decrease the primary-side circulating currents, passive snubbers, Ca1, Da1, Db1, Ca2, Da2, Db2, are used on the presented circuit. At the same time, the filter inductor voltages vLo1 = vCa1-Vo and vLo2 = vCa2-Vo rather than −Vo in the traditional full bridge duty cycle converters. The operation principle of the presented circuit is discussed with the assumptions: Figure 3 shows the PWM waveforms of the studied converter. The duty The operation principle of the presented circuit is discussed with the assumptions: Figure 3 shows the PWM waveforms of the studied converter. The duty cycle of S 1~S8 is 0.5. The gating signals of S 4 (S 3 ) is shifted to S 1 (S 2 ), respectively. Due to the switching states of power devices, the converter has fourteen steps in a cycle of S1~S8 is 0.5. The gating signals of S4 (S3) is shifted to S1 (S2), respectively. Due to the switching states of power devices, the converter has fourteen steps in a switching period. The PWM waveforms are symmetrical for every half cycle. Therefore, only the first seven steps are discussed and the circuits of first seven operating steps are illustrated in Figure 4 . Step 1 [t0, t1]: Before t0, S1, S4, S5, S8, D1 and D3 conduct, iLr1 > 0 and iLr2 > 0. After t0, power MOSFETs S1 and S5 turn off. C1 and C5 are charged and C2 and C6 are discharged. The energy on Lr1, Lr2, Lo1 and Lo2 can discharge C2 and C6. Equations (1) and (2) give the soft switching conditions of S2 and S6.
If these conditions are satisfied, then vC1 = vC5 = Vin/2 and vC2 = vC6 = 0 at t1. The time duration in step 1 is obtained in Equation (3) . 
The time duration t01 is related to the load current and input voltage.
Step 2 [t1, t2]: At t1, vC2 = vC6 = 0. The positive primary currents iLr1 and iLr2 will flow through the body diode of S2 and S6. Thus, power MOSFETs S2 and S6 can achieve zero-voltage switching after t1. The ac side voltages vab = vcd = 0 and iLr1 and iLr2 decrease. Therefore, Da1 and Da2 conduct at this freewheeling state. The magnetizing voltages vLm1 and vLm2 are clamped at vCa1 and vCa2, respectively. The primary inductor voltages vLr1 = -n1vCa1 and vLr2 = -n2vCa2 and the filter inductor voltages vLo1 = vCa1-Vo < 0 and vLo2 = vCa2-Vo < 0. Therefore, iLr1, iLr2, iLo1 and iLo2 are all decreased in this step.
Thus, the circulating current is decreased under the commutated state. In this step, the balance capacitor voltage VCb = VCin,2. Step 1 [t 0 , t 1 ]: Before t 0 , S 1 , S 4 , S 5 , S 8 , D 1 and D 3 conduct, i Lr1 > 0 and i Lr2 > 0. After t 0 , power MOSFETs S 1 and S 5 turn off. C 1 and C 5 are charged and C 2 and C 6 are discharged. The energy on L r1 , L r2 , L o1 and L o2 can discharge C 2 and C 6 . Equations (1) and (2) give the soft switching conditions of S 2 and S 6 .
If these conditions are satisfied, then v C1 = v C5 = V in /2 and v C2 = v C6 = 0 at t 1 . The time duration in step 1 is obtained in Equation (3) .
The time duration ∆t 01 is related to the load current and input voltage.
Step 2 [t 1 , t 2 ]: At t 1 , v C2 = v C6 = 0. The positive primary currents i Lr1 and i Lr2 will flow through the body diode of S 2 and S 6 . Thus, power MOSFETs S 2 and S 6 can achieve zero-voltage switching after t 
Thus, the circulating current is decreased under the commutated state. In this step, the balance capacitor voltage V Cb = V Cin,2 .
Step (8) and (9).
Step 5 [t 4 , t 5 ]: This step starts at t 4 when v C3 = v C7 = 0. Due to i Lr1 (t 4 ) > 0 and i Lr2 (t 4 ) > 0, the body diodes of S 3 and S 7 conduct. Then, S 3 and S 7 naturally conduct at zero-voltage switching after t 4 . In this step,
In order to balance i Lr1 and i Lr2 , the magnetic core MC is employed on the high-voltage side. Under current balance condition, 
Since D a1 and D a2 are still conducting in this step, the duty loss is calculated in Equation (11).
Step 6 Step 3 [t2, t3]: At time t2, iD1 = iD3 = 0 and D1 and D3 are off. Then, iCa1 = -iLo1, iCa2 = -iLo2, iLr1 = iLm1(t2) and iLr2 = iLm2(t2). Since iLm1(t2) and iLm2(t2) are close to zero, the circulating current is removed. The filter inductor voltages vLo1 = vCa1-Vo<0 and vLo2 = vCa2-Vo < 0. The secondary-side currents iLo1 and iLo2 are lessened.
Step 4 [t3, t4]: At t3, power MOSFETs S4 and S8 turn off. C3 and C7 are discharged and C4 and C8 are charged. The energy on Lr1 and Lr2 can discharge C3 and C7 and the soft switching conditions of S3 and S7 are expressed in Equations (8) and (9).
Step 5 [t4, t5]: This step starts at t4 when vC3 = vC7 = 0. Due to iLr1(t4) > 0 and iLr2(t4) > 0, the body diodes of S3 and S7 conduct. Then, S3 and S7 naturally conduct at zero-voltage switching after t4. In this step, vab = -VCin,1, vcd = -VCin,2, VCb = VCin,2, vLm1 = -n1vCa1, vLm2 = -n2vCa2, vLo1 = vCa1-Vo and vLo2 = vCa2-Vo. In order to balance iLr1 and iLr2, the magnetic core MC is employed on the high-voltage side. Under current balance condition, VL1 = VL2 = 0. Therefore, vLr1  n1vCa1-Vin/2 and vLr2  n2vCa2-Vin/2. It can be observed that iLr1, iLr1, iLo1 and iLo2 all decrease in this step. When the secondary-side diode currents iD2 = iLo1 and iD4 = iLo2 at time t5, diodes Da1 and Da2 are reverse biased. In this step, iD2 and iD4 increase from zero to iLo1 and iLo2, respectively and the time duration in step 5 can be obtained as: 
Since Da1 and Da2 are still conducting in this step, the duty loss is calculated in Equation (11). Step 6 [t5, t6]: At time t5, iD2 = iLo1 and iD4 = iLo2. Then, the secondary-side diodes Da1 and Da2 are off and Db1 and Db2 are on in this step. The inductances Lr1/(n1) 2 (Lr2/(n2) 2 ) and Ca1 (Ca2) are resonant with frequency
Since vLo1=vCa1 and vLo2 = vCa2, iLo1 and iLo2 both increase in this step. In order to force iDb1=iDb2=0 at t6, the half resonant cycle 1/(2fR) must be less than deff,minTsw/2. The primary magnetizing voltages vLm1=n1(vCa1+Vo) and vLm2 = n2(vCa2+Vo) and the primary inductor current iLr1-(iLo1+iCa1)/n1 and iLr2-(iLo2+iCa2)/n2.
Step 7 [t6, t7]: At time t6, iD2 = iLo1 and iD4 = iLo2. Then diodes Db1 and Db2 are off. The filter inductor voltages vLo1  Vin/(2n1)-Vo and vLo2  Vin/(2n2)-Vo so that iLo1 and iLo2 increase. At t7, S2 and S6 turn off. 
Steady State Analysis
Each full bridge converter in the presented converter supplies one-half of load power to lowvoltage side. To balance iLr1 and iLr2, the magnetic component MC is employed in the studied converter. Under current balance condition, VL1 = VL2 = 0. It can be observed that the average voltages VCa1= VCa2 = Vin/(2n1)-Vo in step 6. Under steady state operation, iLo1 and iLo2 at t0 and t0+Tsw in every switching period are identical, iLo1(t0) = iLo1(t0+Tsw) and iLo2(t0) = iLo2(t0+Tsw). Thus, Equation (12) is derived according to voltage-second balance condition.
where d5 and d6 are duty cycles in steps 5 and 6, respectively. Based on VCa1 = Vin/(2n1)-Vo, Vo can be derived in Equation (13) under steady state.
where deff = d-d5 is an effective duty ratio and  is duty ratio when S1 (S2) and S4 (S3) are conducting.
From Equation (13) , the voltage gain is expressed in Equation (14) .
From the given input and output voltages, the turns ratio n is derived as: 
Each full bridge converter in the presented converter supplies one-half of load power to low-voltage side. To balance i Lr1 and i Lr2 , the magnetic component MC is employed in the studied converter. Under current balance condition, V L1 = V L2 = 0. It can be observed that the average voltages V Ca1 = V Ca2 = V in /(2n 1 ) − V o in step 6. Under steady state operation, i Lo1 and i Lo2 at t 0 and t 0 + T sw in every switching period are identical, i Lo1 (t 0 ) = i Lo1 (t 0 + T sw ) and i Lo2 (t 0 ) = i Lo2 (t 0 + T sw ). Thus, Equation (12) is derived according to voltage-second balance condition.
where d 5 and d 6 are duty cycles in steps 5 and 6, respectively. Based on
be derived in Equation (13) under steady state.
where
is an effective duty ratio and δ is duty ratio when S 1 (S 2 ) and S 4 (S 3 ) are conducting. From Equation (13), the voltage gain is expressed in Equation (14) . From the given input and output voltages, the turns ratio n is derived as:
Therefore, the minimum primary turns n p and secondary turns n s are derived in Equation (16) .
where ∆B max : maximum flux density range, A e : effective cross area, and V Lm : primary voltage. In steady state, I Lo1 = I Lo2 = I o /2, V Cin,1 = V Cin,2 = V Cb = V in /2 and v S1,ds = . . . = v S8,ds = V in /2. If the effective duty cycle is defined, then the ripple currents ∆L o1 and ∆L o2 can be obtained in Equation (17) .
If the ripple currents ∆i Lo1 = ∆i Lo2 = ∆i Lo are given or selected, then output inductances are achieved in Equation (18) .
The winding turns of filter inductors L o1 and L o6 are expressed as:
The voltage ratings and average currents on D 1~D4 are expressed in Equations (20)- (23).
I D1,av = I D2,av = I D3,av = I D4,av ≈ I o /4 (22)
Based on Equation (11), the necessary inductances L r1 and L r2 are obtained as:
Test Results
The studied circuit was verified through a prototype. In the prototype circuit, V in was between 750 V and 800 V, V o was 24 V, I o,rated was 70 A, f sw is 60 kHz, the effective duty cycle d eff was 0.35, and the duty loss in step 5 was 0.01. Therefore, the turn-ratio and the primary-side inductances were obtained as:
In the prototype circuit, the actual magnetizing inductance, L m1 = L m2 = 2 mH, the primary turns n 1,p and n 2,p were 48 and the secondary turns n 1,s and n 2,s were 4 with TDK EER-42 magnetic core.
The maximum ripple currents ∆i Lo was assumed as 4 A. The L o1 and L o2 can be obtained in Equation (27) .
MOSFETs SiHG20N50C with 500 V/20 A ratings were selected for S 1~S8 . MBR40100PT with 100 V/40 A ratings were selected for D 1~D4 and D a1~Db2 . The magnetic coupling (MC) transformer n p :n s = 24 turns:24 turns. The adopted capacitors were C in,1 = C in,2 = 240 µF/450 V, C b = 1 µF, C a1 = C a2 = 8.8 µF and C o = 2200 µF/100 V. The PSPWM integrated circuit UCC3895 was selected as a controller to control S 1~S8 . The experimental test bench is given in Figure 5 . The dc power source was using a two Chroma 62016P-600-8 programmable dc power supply connected in series to supply 800 V at the input side of the proposed circuit. The dc electronic load was a Chroma 63112A programmable dc load. The digital oscilloscope Tektronix TDS3014B was adopted to measure the test waveforms. Figure 6 illustrates the test waveforms of the gate voltages of switches S 1~S4 in first full bridge circuit at rated power. The phase-shift angle between S 1 and S 4 depended on the input voltage. The gating voltages of S 5~S8 in second full bridge circuit were identical to S 1~S4 , respectively. The gating voltages v S1,g and v S4,g and ac voltages v ab and v cd at rated power are demonstrated in Figure 7 . Three-level voltages were observed on v ab and v cd . Figure 8 illustrates the test waveforms v ab , v cd , i Lr1 and i Lr2 under 20% power and rated power. Two primary-side currents were well balanced with each other due to the current balance magnetic core is used to achieve current sharing. Figure 9 gives the test results of V Cin1 , V Cin2 and V Cb at rated power. Split capacitor voltages were well balanced with V Cin1 = 401.6 V and V Cin2 = 398.4 V. Figure 10 gives the measured waveforms of output side currents. Figure 11 provides the test waveforms of i Lo1 , i Db1 , i o1 and i o2 under different load conditions. It is clear that i o1 and i o2 were balanced. Figure 12 provides the measured results of S 1 under 20% power and rated power. The soft switching of S 1 was succeeded from 20% power to rated power. The other switches such as S 2 , S 5 and S 6 had the same characteristics as S 1 . Therefore, S 2 , S 5 and S 6 were also turned on with soft switching turn-on from 20% power. Figure 13 demonstrates the measured waveforms of S 4 under half and full loads. The soft switching of S 4 are realized from 50% load due to the energy on L m1 and L m2 . Likewise, S 3 , S 7 and S 8 have same characteristics as S 4 and S 3 , S 7 and S 8 with soft switching turn-on from 50% power. The test efficiencies of the presented circuit are 91.7% at 20% power, 93.5% at 50% power and 92.9% at 100% power and shown in Figure 14 . 
MOSFETs SiHG20N50C with 500 V/ 20 A ratings were selected for S1~S8. MBR40100PT with 100 V/40 A ratings were selected for D1~D4 and Da1~Db2. The magnetic coupling (MC) transformer np:ns = 24 turns:24 turns. The adopted capacitors were Cin,1 = Cin,2 = 240 F/450 V, Cb = 1 F, Ca1 = Ca2 = 8.8 F and Co = 2200 F/100 V. The PSPWM integrated circuit UCC3895 was selected as a controller to control S1~S8.
The experimental test bench is given in Figure 5 . The dc power source was using a two Chroma 62016P-600-8 programmable dc power supply connected in series to supply 800 V at the input side of the proposed circuit. The dc electronic load was a Chroma 63112A programmable dc load. The digital oscilloscope Tektronix TDS3014B was adopted to measure the test waveforms. Figure 6 illustrates the test waveforms of the gate voltages of switches S1~S4 in first full bridge circuit at rated power. The phase-shift angle between S1 and S4 depended on the input voltage. The gating voltages of S5~S8 in second full bridge circuit were identical to S1~S4, respectively. The gating voltages vS1,g and vS4,g and ac voltages vab and vcd at rated power are demonstrated in Figure 7 . Three-level voltages were observed on vab and vcd. Figure 8 illustrates the test waveforms vab, vcd, iLr1 and iLr2 under 20% power and rated power. Two primary-side currents were well balanced with each other due to the current balance magnetic core is used to achieve current sharing. Figure 9 gives the test results of VCin1, VCin2 and VCb at rated power. Split capacitor voltages were well balanced with VCin1 = 401.6 V and VCin2 = 398.4 V. Figure 10 gives the measured waveforms of output side currents. Figure 11 provides the test waveforms of iLo1, iDb1, io1 and io2 under different load conditions. It is clear that io1 and io2 were balanced. Figure 12 provides the measured results of S1 under 20% power and rated power. The soft switching of S1 was succeeded from 20% power to rated power. The other switches such as S2, S5 and S6 had the same characteristics as S1. Therefore, S2, S5 and S6 were also turned on with soft switching turn-on from 20% power. Figure 13 demonstrates the measured waveforms of S4 under half and full loads. The soft switching of S4 are realized from 50% load due to the energy on Lm1 and Lm2. Likewise, S3, S7 and S8 have same characteristics as S4 and S3, S7 and S8 with soft switching turn-on from 50% power. The test efficiencies of the presented circuit are 91.7% at 20% power, 93.5% at 50% power and 92.9% at 100% power and shown in Figure 14 . (b) Figure 13 . Measured waveforms of the lagging-leg switch S4 at 800 V input (a) 50% load and (b) full load (vS4,g: 10 V/div; vS4,d: 200 V/div; iS4: 2 A/div; time: 2 s/div). 
Conclusions
A parallel dc/dc converter was proposed and investigated to achieve the main benefits of balanced input split voltages, load current sharing and reduced circulating current loss. Input split voltage balance was realized using a balance capacitor to automatically charge/discharge split capacitors in every switching cycle. The current sharing of two series full bridge circuits was achieved using a magnetic core. Passive circuits were employed on output side to decrease primary circulating current at commutated state. However, the proposed converter was out of work under power switch failure. Therefore, some bypass circuits may be added in the circuit to protect the converter from damage. This protection procedure is the next study case to further improve the circuit reliability. The theoretical analysis was well supported by the test waveforms of a prototype.
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